We develop an analytical delay model based on first and second moments to incorporate inductance effects into the delay estimate for interconnection lines. Delay estimates using our analytical model are within 15% of SPICE-computed delay across a wide range of interconnect parameter values. We also extend our delay model for estimation of source-sink delays in arbitrary interconnect trees. For the small tree topology considered, we observe improvements of at least 18% in the accuracy of delay estimates when compared to the Elmore model (which is independent of inductance), even though our estimates are as easy to compute as Elmore delay. The speedup of delay estimation via our analytical model is several orders of magnitude when compared to a simulation methodology such as SPICE.
INTRODUCTION
Accurate calculation of propagation delay in VLSI interconnects is critical to the design of high speed systems. Current techniques are based on either simulation or (closed-form) analytical formulas. Simulation tools such as SPICE give the most accurate insight into arbitrary interconnect structures, but are computationally expensive. Transient simulation of lossy interconnects based on convolution techniques is presented in [8, 121. Faster techniques based on moment computations are proposed in [ l l , 16, 171. Since these methods are too expensive to be used during iterative layout optimization, the Elmore delay [2] approximation (which represents the first moment of the transfer function) is now widely used in the performancedriven design of clock distribution and Steiner global routing topologies. However, Elmore delay cannot accurately estimate the delay for RLC interconnect lines, i.e., the representation for interconnects whose inductive impedance cannot be neglected [4, 61. Typically, the Elmore delay formula gives good estimates if interconnect lines are RC or overdamped, but gives overestimates for RLC or underdamped interconnects. This inaccuracy can be harmful for current performance-driven routing methods which try to optimize interconnect segment lengths and widths (as well as drivers and buffers) based on estimated delays. This paper gives a new and accurate analytical delay estimate for distributed RLC interconnects which considers the effect of inductance. Previous moment-based analysis of RLC lines (e.g., [9, 81) can derive a delay estimate only after simulating the response, rather than from an analytical formula. To validate our analysis and delay formula, we model VLSI interconnect lines having various combinations of source and load parameters, and obtain delay estimates from SPICE, Elmore delay and the proposed analytical delay model. The delay estimate using SPICE is extracted from a computed response at the specified node, whereas the other two models are closedform expressions. Over our range of test cases, Elmore delay estimates can be quite far from the SPICE-computed delays, while our analytical delay model estimates are within 15% of SPICE delays. We also extend our delay model to estimate source-sink delays in arbitrary interconnect trees. For the small tree topology considered, our delay estimates are again within 18% of SPICE-computed delays, while Elmore delay estimates *Partially supported by NSF MIP-9257982.
vary by as much as 35% from SPICE-computed delays. Since our analytical model has the same time complexity as the Elmore model, we believe that it can be useful in present-day performance-driven routing methodologies. 
PREVIOUS ANALYTICAL DELAY MODELS
By considering only one pole in the transfer function, i.e, approximating the denominator polynomial to only first moment, the single-pole response can be obtained as in response from the transfer function using the Heaviside expansion over poles of the transfer function. Then, he approximates the response using a single pole and observes the variation of delay with respect to source and load parameters; a 90% threshold delay estimate is heuristically
auite similar to the Elmore delay equation (3). ~, --Since these single pole delay estimates cannot accurately estimate delay for RLC interconnects, Zhou et al. 1171 proposed a two-pole approximation for the transfer function to compute the response at the load for RLC interconnection trees. However, this technique does not provide any analytical expression for delay and is too time-consuming to be used in iterative layout optimization. Recently, [7] proposed to improve the Elmore delay model by using higher-order moments; this work gives a heuristic delay model equal to the sum of the first moment ( M I ) and its standard deviation (d-) .'
A NEW ANALYTICAL DELAY MODEL
We now develop a simple closed-form delay estimate, based on first and second moments, which to our knowledge is the first analytical delay model that handles arbitrary threshold voltages and inductance effects for a distributed line. We model an arbitrary interconnect line as follows: (i) the source is modeled as a resistive and inductive impedance (Zs = Rs + sL,), and (ii) the load at the end of the interconnect line is modeled as a capacitive impedance (ZT = &). Thus, the transfer function for the interconnect line of Figure 1 is given by Equation (1). We truncate this transfer function by expanding the hyperbolic functions around s = 0; expansion around s = 00 is not necessary since we consider only the first few coefficients of the transfer function. I.e., expanding cosh and s i n h as infinite series and collecting terms up to the coefficient of s2 in the denominator, we obtain the truncated transfer function -4b2, the poles of the transfer function can be either real or complex. We separately derive our delay model from the two-pole response for each of these cases.
Real Poles:
sponse for the case of real poles:
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The two-pole methodology [6, 171 yields the following re- 
Complex Poles
The condition for complex poles is The delay at a given threshold voltage can be computed by solving for time in Equation (5) recursively. One way to solve the recursive Equation (5) Table 2 shows delay values for various combinations of source, load and interconnect parameters assuming this value of K,.
The delay estimates using our analytical model are within 15% of SPICE-computed delay estimates, while Elmore delay estimates vary by as much as 33% from SPICE-computed delays. Hence, for the case of complex poles (i.e., underdamped response), the Elmore model is no longer acceptably accurate. As detailed in [6], we have also considered the special case in which poles are equal, i.e., a double pole configuration. The delay at 90% threshold for this case can be obtained as + lid) ) from which Ii'd x 3.9. Thus, in the case of a double pole we estimate the 90% threshold delay as which is independent of the inductance value and different from the Elmore delay expression. * * Figure 2 . A simple interconnection tree consisting of distributed RLC lines.
I N T E R C O N N E C T I O N TREES
We conclude with an extension of our analytical model to estimate delays in arbitrary interconnect trees. An RLC network is called an RLC tree if it does not contain a closed path of resistors and inductors, i.e., all resistors and inductors are floating with respect to ground and all capacitors are connected to ground. Consider an RLC interconnect tree with root (or source) S and set of sinks (or leafs) L = { L l , L z , . . . , Ln}. The unique path from root S to sink node z is denoted by p(z) and is referred to as the main path. The edges/nodes not on the main path are referred as the off-path edges/nodes. We model each edge on the main path of the tree using a lumped RLC segment, e.g., an L, T, or l l model. We replace the off-path subtree rooted at node j with the total subtree capacitance at node j. (Figure 3 shows an example of a main path where each branch in the tree is replaced by RLC segments, and the off-path subtrees are replaced by their respective subtree capacitances.) At any node j, the total capacitance is given by Figure 3 . Representation of the main path in the tree, w h e r e each distributed line is modeled using RLC segments.
between node M and node 1. Note that bi = 1, b<, = 0 for all j and bi = 0 for all k. Using the above recursive equation the expressions for the first and second coefficients of the transfer function at the root can be derived as
For any given source and sink pair the coefficients bl and b2 can be computed in linear time by traversing the main path and using the above recursive equation. Using the analytical delay model developed in the previous section, we can obtain an analytical delay estimate for RLC interconnect trees using the first and second coefficients. Thus, the 90% threshold delay at a given sink i, depending on the value of (4M2 - We evaluate our analytical model by considering the simple interconnection tree shown in Figure 2 . We consider the sink node N4 for delay estimation. Each edge on the main path between the root and node N4 is replaced by a two-L segment model.3 We then apply the above recursive coefficient computation for the resultant RLC circuit of the main path.
The 90% threshold delays according to both the Elmore model and our new analytical model (Equation (10)) are then computed. We also compute the delay at the given sink node using SPICE3e, where each edge of the tree is modeled using the LTRA (Lossy Transmission Line) model (with SPICE, we first compute the response at the sink node and then find the delay for 90% threshold voltage). Table 3 compares delay estimates over a range of interconnect parameters, driver resistance values, and sink load capacitance values: Elmore delay varies by as much as 35% from the SPICE-computed delay, but our new model is within 18% of the SPICE delay for all examples. Note that our delay estimates also require three orders of magnitude less computation than SPICE, since they have the same time complexity as the Elmore delay estimate.
CONCLUSIONS
Fast delay estimation methods, as opposed to simulation techniques, are needed for incremental performance-driven layout synthesis. Elmore delay based estimation methods, although efficient, cannot accurately estimate the delay for RLC interconnect lines. We have obtained an analytical delay model, based on first and second moments of RLC interconnection lines, which considers the effect of inductance. The resulting delay estimates are significantly more accurate than Elmore delay estimates We also extend our delay model to estimate source-sink delays in arbitrary interconnect trees. For the small tree topology considered, we observe improvement of at least 18% in the accuracy of our delay estimates, compared to the Elmore model. Since our model has the same time complexity as the Elmore model, we believe it can be valuable in modern iterative layout synthesis methodologies. Ongoing work applies our analytical model to delay-driven routing tree construction, zero-skew routing, and delay estimation in nets spanning multiple routing layers (i.e., with modeling of vias). Figure 5 . The driver resistance is Rs = l0Q. We compare SPICE LTRA, and the Elmore model, against our analytical delay model.
